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ABSTRACT
DESIGN OF A HIGH EFFICIENCY POWER
AMPLIFIER BY USING DOHERTY CONFIGURATION
KAZIM PEKER
M.S. in Electrical and Electronics Engineering
Supervisor: Prof. Dr. Abdullah ATALAR
December 2010
Power ampliers (PAs) have their highest eciency when they are used at full
power (0dB back-o). For this reason, most PAs are used at 1dB compression
point (P1dB), but this point is highly nonlinear. For high linearity, PAs should
be used at some back-o value (below the point of 1dB compression point). In
this case the eciency of PAs decreases drastically.
Another issue is that widely used digital modulation techniques produce sig-
nals which has a large peak-to-average power ratio (PAPR). In modern systems
the power is reduced automatically to use spectrum eciently and to prevent
interference and detection. These conditions force new PA designs to have both
high linearity and high eciency from P1dB point down to a few dB back-o
region.
iii
Doherty Amplier technique uses Class-AB and Class-C ampliers in parallel,
and an increase in the ecieny especially at back-o regions occurs. By the use
of parallel conguration P1dB point is improved. In the thesis, the theory of
Doherty Conguration is explained, a Doherty Amplier working at 4.75GHz is
designed and simulated. A balanced amplier is also designed and the results
of both ampliers are compared. The P1dB points of balanced amplier and
Doherty Amplier are nearly same. In the Doherty case, a signicant increase
in eciency is obtained at 6-dB back-o point and a little increase in eciency
is obtained at P1dB point. A Doherty Amplier at 2GHz is implemented and
its eciency and linearity is compared with the implemented single amplier.
Signicant increases are achieved both at P1dB point and at the eciency.
Keywords:Doherty Power Amplier, Eciency in Power Ampliers, Linearity
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OZET
DOHERTY KONF_IGURASYONUNU KULLANARAK YUKSEK
VER_IML_I YUKSELTEC TASARIMI
KAZIM PEKER
Elektrik ve Elektronik Muhendisligi Bolumu Yuksek Lisans
Tez Yoneticisi: Prof. Dr. Abdullah ATALAR
Aralk 2010
Yukseltecler maksimum guc seviyesinde kullanldklar zaman en yuksek ver-
imliligi gosterirler. Bu nedenle yukseltecler genellikle kazancn 1 dB azaldg
noktada (P1dB noktas) kullanlr. Fakat P1dB noktasnda yukseltecler, dogrusal
olmayan sekilde calsrlar. Yukselteclerin dogrusal ozellige sahip olmas icin, elde
edilebilen en fazla cks gucunun asagsnda bir cks gucu elde edilecek sekilde
kullanlmas gerekmektedir. Bu durumda ise yukselteclerin verimliliginde ciddi
bir azalma yasanr.
Diger taraftan, yaygn olarak kullanlan dijital modulasyon tekniklerinde
uretilen sinyallerin maksimum guc - ortalama guc oranlar oldukca fazladr.
Bunun yannda, modern sistemlerde spektrumu daha az kullanmak ve tespit
edilmeyi engellemek icin, guc otomatik olarak azaltlr. Bu kosullar yeni tasar-
lanan yukselteclerin, P1dB noktasndan bu noktann birkac dB dusuk cks gucu
olan bolgesine kadar yuksek dogrusallkla birlikte yuksek verimlilige de sahip
olmasn zorunlu hale getirmistir.
v
Doherty Yukselteci, AB ve C snarndaki yukseltecleri parelel olacak sekilde
kullanmaktadr. Boylece, ozellikle back-o bolgelerinde, guc yukselteci sistemi-
nin verimliligi artar. Parelel kongurasyonunun kullanm sayesinde P1dB nok-
tas da artar ve dogrusallk artar. Tezde, Doherty Yukselteci yapsnn teorisi
acklanms, 4.75GHz'de calsan Doherty Yukselteci tasarlanms ve simulasyonu
yaplmstr. Bununla birlikte, dengelenmis yukseltec tasarm da yaplms ve bu
iki yukseltecin sonuclar karslastrlmstr. Dengelenmis yukseltecin ve Doherty
yukseltecin P1dB noktalar birbirine oldukca yakndr. 6dB'lik back-o nok-
tasnda verimlilikte ciddi bir arts saglanms ve P1dB noktasnda da az miktarda
arts saglanmstr. Ayrca 2GHz'de calsan bir Doherty Yukselteci de uretilerek
karakteristikleri incelenmistir. Bu yukseltecin sonuclar ayr olarak uretilmis olan
tekil yukseltec ile karslastrlms, P1dB noktasnda ve verimlilikte arts oldugu
gozlemlemlenmistir.
Anahtar Kelimeler: Doherty Yukselteci, Yukselteclerdeki Verimlilik, Dogrusallk
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Chapter 1
INTRODUCTION
Power amplier of a wireless system is specied by its bandwidth, its output
power, sensitivity and the operating frequency. Moreover two other concepts, the
linearity and the eciency dene the performance and the quality of the power
amplier.
P1dB is the point where the gain of an amplier decreases 1dB due to the
compression. The output power at this point is accepted as the maximum output
power that is amplied linearly. This point is also called as "0dB back-o" point
where the term "back-o" indicates the dierence between the output power and
P1dB. Above P1dB, the amplier operates in the saturation region which causes
nonlinearity at the output, the gain response is not at anymore which causes
improper amplication. Amplitude modulation (AM) is commonly used in most
of modern communication systems. Since a constant gain is aimed for all input
power levels, this point limits the maximum power that can be delivered to the
system. [2] [3]
On the other hand, in some modulation systems very high linearity is desired.
In these cases ampliers are used in a few dBs back-o region, far away from the
1
nonlinearity region. Thus, P1dB is commonly used as an indication of linearity.
In the thesis, P1dB is used for this purpose as far as an indication of maximum
available output power and back-o region is used to indicate the more linear
region.
Usages of mobile wireless applications increase widely and power ampliers
basically dominate the battery life, because they are the most power consuming
elements in wireless systems. Increase in power consumption also causes more
heat generation. For these reasons, the eciency of power ampliers is very
important not only for mobile systems but for all wireless systems.
The eciency of an amplier is measured with two dierent concepts. The rst
one is the drain eciency which is the indication of what percentage of input
power (from the supply) is converted to output radio frequency (RF) power. The
second one is the power added eciency (PAE) which is the indication of what
percentage of supply power is converted to RF power gain. In the thesis, both
of these concepts are used to measure the eciency of the designed amplier.
Eciency is dependent to the output power and increases with the increased
output power. Hence, the highest eciency is obtained at saturation region
where a high nonlinearity occurs. In the back-o region since the output power
is low, eciency is also very low. In other words, to maintain high eciency
and high linearity together is the main challenge for power amplier design. An-
other main issue is to obtain high eciency at back-o region since AM systems
creates signals with low input power. Moreover, modern modulation techniques
commonly includes AM with high peak-to-average-power ratio.[4] [5]
Under these conditions, in order to increase the eciency Doherty Congura-
tion can be used. This technique is rstly proposed by William Doherty in 1936:
2
Changing the output load seen by the amplier by using a second voltage source.
In the modern design one Class-C amplier is used as the second source whereas
one Class-AB or Class-B amplier is used as the main amplier stage. In Doherty
power amplier systems linearity and eciency can be increased. Especially, a
signicant increase in eciency can be obtained. [6]
In the thesis, our aim is to understand the theory and practical approaches
of Doherty conguration, design, simulation and implementation of a Doherty
power amplier. Performance of Doherty power amplier is also measured by
comparing it with a balanced amplier. For this purpose, the design and imple-
mentation of a balanced amplier is also explained.
The report is mainly organized as follows:
Chapter 2 is about RF ampliers, amplier classes, balanced ampliers.
Mainly eciencies of the classes are explained, similarities and dierences be-
tween them are investigated.
In Chapter 3, the theory of Doherty power amplier is introduced by explaining
the eciency and linearity characteristics of the ampliers. This part continues
with explanation of Doherty Conguration and ending by presenting the practical
approaches of Doherty amplier.
In Chapter 4, designed amplier is introduced step by step and the results
are given in detail. In order to make a comparison, a balanced amplier is also
designed with using same ampliers. In this part both ampliers' simulation
results are compared.
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In Chapter 5, the results of implemented ampliers (Doherty Amplier and
single amplier) at 2GHz are presented, compared and discussed.
Lastly, in chapter 6, conclusion from this research is demonstrated.
4
Chapter 2
RF AMPLIFIERS
RF ampliers used in electronic circuits are classied according to their con-
duction angles. The conduction angle of an amplier is dened as the portion of
one cycle when amplier is turned on according to input signal. It is expressed
in terms of degrees or radians. The conduction angle of an amplier basically
denes the eciency and linearity parameters of power ampliers. Most of the
time a power amplier tries to fulll the linearity specication of a system with
maximum eciency. According to the conduction angle, ampliers are called as
"Classes of Ampliers". [7]
Knee-voltage, the compression at the output near the supply voltage and leak-
age current are ignored in the following explanations. The output voltage is
assumed to swing between 0V up to twice the supply voltage and the current
increases linearly up to the maximum current. Also, the threshold values (turn-
on or cuto voltages) are assumed to be very small. In this chapter the term
"eciency" is used to indicate the "drain eciency".
In the following sections Class-A, Class-B, Class-AB and Class-C ampliers
are discussed and their advantages and disadvantages are stated.
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2.1 Class-A Ampliers
Class A amplier is on for the full period of input signal cycle. The quiescent
current is half of the maximum drain current, so that at maximum power, current
swing covers all the range. Since the power is available for whole cycle, the
conduction angle is 360. The drain current - drain voltage characteristics with
current and voltage swings for one cycle of signal are given in Figure 2.1. The
quiescent point (Qpoint) is also indicated on the same graph.
0 VDQ 2Vcc
0
IDQ
2IDQ
2*pi
pi
0
Vd
0     pi 2*pi
id
Qpoint 
Figure 2.1: Drain Current vs. Drain Voltage with Drain Voltage Swing and
Drain Current Swing Waveforms for Class A Amplier
The gate voltage is adjusted such that when no input signal is applied, the
drain current (DC) is equal to the IDQ, which is half of the maximum current.
In other words Qpoint is the midpoint for both voltage and current.
The output is an amplied copy of the input signal by ignoring the side eects.
Thus, the output signal is highly linear. Indeed, a Class A amplier is the most
linear one.
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These are used in systems where linearity is vital for the performance of the
system (i.e. Frequency division multiplexed systems where third order products
are very important). The disadvantage of a Class-A amplier is its ineciency.
Drain eciency is calculated as:
 =
Pout
Pin
(2.1)
where Pout indicates the output RF power, Pin indicates the input DC power.
The maximum eciency is achieved when the amplier delivers the maximum
output power. From Figure 2.1 and assuming the full voltage and full current
swings:
Pout =
1
2
V cc IDQ (2.2)
and
Pin = V cc IDQ (2.3)
Hence by using 2.2 and 2.3 in 2.1:
maxCl A =
1
2
(2.4)
The theoretical maximum eciency of a Class-A amplier is 50% which is the
least ecient amplier. [7] [8]
2.2 Class-B Ampliers
Class-B ampliers are on for the half cycle of the input signal. In other words,
the conduction angle is 180 for this class. The quiescent current is adjusted
as zero, meaning no current ows through the amplier as no input signal is
applied. This is achieved by biasing the gate voltage to the cuto point. Figure
2.2 shows the drain voltage-current characteristic.
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Figure 2.2: Drain Current vs. Drain Voltage with Drain Voltage Swing and
Drain Current Swing Waveforms for Class B Amplier
In every cycle, the amplier turns on and o. This property causes distortions
at the output signal which makes the output signal very nonlinear.
The drain eciency for Class-B amplier is calculated by assuming a full volt-
age swing. Also, assume that current swing covers from zero up to maximum
current at half of the cycle and exactly zero at the other cycle as shown in Figure
2.2.
Output RF power:
Pout =
1
2
V cc 1
2
IDQ (2.5)
Input DC power:
Pin =
1

V cc IDQ (2.6)
Hence by using 2.5 and 2.6 in 2.1:
maxCl B =

4
= 78:5% (2.7)
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The maximum drain eciency is found to be 78:5% which shows that Class-B
ampliers are more ecient than the Class-A ampliers. [7] [8]
2.3 Class-AB Ampliers
This class of ampliers is in-between Class-A and Class-B ampliers. They
are biased such that the quiescent current is higher than zero and lower than
half of the maximum drain current. The placements of Qpoint and drain voltage-
current waveforms are shown in Figure 2.3. As a conclusion of this indenite
and changeable biasing property the conduction angle can be anything between
180 and 360.
Since the output is more likely to be a sinusoidal signal, its linearity is better
than the Class-B ampliers. However, the distortions still exist which makes
them more nonlinear then the Class-A ampliers.
0 pi 2*pi
id
0 VDQ 2Vcc
0  
IDQ
Imax
2*pi
pi
0
Vd
Qpoint 
Figure 2.3: Drain Current vs. Drain Voltage with Drain Voltage Swing and
Drain Current Swing Waveforms for Class AB Amplier
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The drain eciency is a function of the conduction angle and the calculation
of eciency is done in a general manner in Chapter 3. However, it can be stated
that eciency of Class-AB is better than Class-A and worse than Class-B.
Class-AB ampliers are one of the most used RF ampliers in real world sys-
tems because their structure is basically a trade-o between linearity and the
eciency. They are highly linear ampliers without suering from eciency
very much. This trade-o can be adjusted by changing the gate bias point.[7] [8]
2.4 Class-C Ampliers
Class-C ampliers are biased below the cuto point (reversed-biased) so that
they only turn on at high positive input voltages. Transistors are active less than
half of the cycle which leads us that conduction angle is less than 180 as seen
from Figure 2.4.
0 VDQ 2Vcc
IDQ
Imax
0 pi 2*pi
2*pi
pi
0
Qpoint 
Figure 2.4: Drain Current vs. Drain Voltage with Drain Voltage Swing and
Drain Current Swing Waveforms for Class C Amplier
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The output is only peaks of short duration and it is reshaped as a sine wave
by the output tuned circuit. Beside this property, because of the turn-on and
o operation, the distortion is very high at the output. Indeed, they are the
most nonlinear ampliers among the amplier classes mentioned here. Harmonic
ltering is also commonly used since the harmonics at the output is also very high.
They are mostly used to amplify the single tone signals and frequency modulated
signals where harmonic distortion and nonlinearity are not very important.
In some cases, when the amplier is biased well below the cuto point and the
input signal is not high enough to turn on the transistor, hence no output power
is delivered. In these cases transistor only amplies the high power input signals
or the peaks of a modulated signal.
The main reason for using a Class-C amplier is its high eciency. No current
is drawn from the supply for more than half of operation time. At the peaks
of the current voltage is very low which makes the dissipated power very small,
hence the RF power delivered to the load is very close to the consumed power.
This class of ampliers is the most ecient one among A, B and AB classes.
The eciency of Class-C is dependent to conduction angle and is investigated in
Chapter 3 deeply. [7] [8]
2.5 Balanced Ampliers
A balanced amplier consists of two similar ampliers connected in parallel by
using two quadrature 3dB couplers at the input and output. The block diagram is
shown in Figure 2.5. The input signal is divided into two with a phase dierence
of 90 by the rst coupler. The reections from the inputs of ampliers due to
the mismatches are summed to the input port by another 90 phase dierence
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for same branch. Since total phase dierence is 180 the reections cancel each
other. The reections are also summed to the isolated port of the coupler by
an additional 90 phase shift for the other branch which makes the reections
in-phase signals. The isolated port should be terminated with a resistor and
its value should be very accurately equal to the system impedance to avoid any
reection from isolated port. [9]
The branches have 90 phase dierence. After the amplication of divided
input signal, they are combined with the coupler at the output such that 90
phase shift is applied to the other branch. Hence, the output signals are in-phase
and combined properly. The same reection concept is also valid for the output
coupler.
The input matching and output matching for the overall balanced amplier
system are very good, since no reections from ampliers are present to the input
and output of the system.
In ideal case, there is 3dB loss at the input power divider whereas (since the
outputs of ampliers are in-phase) the signal power increases 3dB at the output.
In conclusion gain of the balanced amplier is equal to gain of a single amplier.
In practice, it is slightly less than the gain of a single amplier because of the
insertion loss of coupler.
Since the powers are summed at the combiner, the maximum output power
of balanced amplier is 3dB higher than maximum output power of the single
amplier. This concludes that 1dB compression point (P1dB) and third order
intercept point of the system are 3dB higher than the single amplier. In other
12
Figure 2.5: Balanced Amplier Block Diagram
words, maximum output power increases by 3dB with the same linearity and
the same distortion characteristics. (Harmonics and nonlinear power outputs are
also summed.) This situation requires 3dB more power at the input because the
gain is constant. [10]
The eciency of the balanced amplier is the same as the eciency of the single
amplier. This result can be obtained by considering that the output power
doubles, also the input supply power doubles by the usage of two ampliers.
From Equation 2.1 it is seen that eciency remains same. [10]
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Chapter 3
THE THEORY OF DOHERTY
POWER AMPLIFIER
In this chapter, as the theory of Doherty Power amplier is being explained
ideal conditions are assumed: knee-voltage is ignored, all harmonics are shorted
ideally so that fundamental component includes all RF power, no leakage current
and no other side eects are assumed. A maximum linear voltage swing, which
is being equal to twice the DC voltage and a maximum linear current swing
(related to conduction angle) are also assumed when the maximum input power
is applied. Also when we talk about maximum input power, indeed it is the
maximum appropriate input power that produces the maximum linear output
voltage swing.
3.1 Eects of Conduction Angle and Input
Power to the Eciency
In power ampliers, the eciency is basically related to the conduction angle
(the class of amplier) and the input power. Figure 3.1 shows the drain voltage
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and current for a Class-AB amplier for an arbitrary conduction angle () and
arbitrary input power which produce an output voltage with amplitude va.
Figure 3.1: Drain Voltage, Drain Current Waveforms for Conduction Angle 
Although this gure is for Class-AB, it is valid for Class-A by considering
ia = Iq ( = 360
) and valid for Class-B by considering Iq = 0 ( = 180). Also
it is valid for Class-C for Iq < 0 ( < 180
). Of course, the drain current graph
will change a little accordingly. Therefore, all the expressions below are suitable
for all these classes. [3]
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Drain current can be expressed as follows:
id() =
8>>><>>>:
Iq + iacos() if
 
2
<  < 
2
0 if 
2
<  < 2   
2
(3.1)
and
Iq + iacos(

2
) = 0 (3.2)
Iq =  iacos(
2
) (3.3)
By substituting 3.3 in 3.1:
id() =
8>>><>>>:
ia[ cos(2 ) + cos()] if  2 <  < 2
0 if 
2
<  < 2   
2
(3.4)
By using Equation 3.4, the input direct current drawn from the supply by the
amplier and the output RF current can be calculated as follows:
The input supply current:
Idc =
1
2
Z 2 =2
 =2
id()d (3.5)
Idc =
1
2
Z =2
 =2
ia[ cos(
2
) + cos()]d (3.6)
Idc =
1
2
ia[ cos(
2
)
Z =2
 =2
d +
Z =2
 =2
cos()d] (3.7)
16
Idc =
1
2
ia[ cos(
2
) + 2sin(

2
)] (3.8)
Output RF current:
IRF =
1

Z 2 =2
 =2
id()cos()d (3.9)
IRF =
1

Z =2
 =2
ia[ cos(
2
) + cos()]cos()d (3.10)
IRF =
1

ia[ cos(
2
)
Z =2
 =2
cos()d +
Z =2
 =2
cos2()d] (3.11)
IRF =
1

ia[
 sin()
2
+

2
] (3.12)
IRF =
ia
2
(   sin()) (3.13)
The input DC power and output power are found as follows:
The input DC power:
PDCin = Vdc  Idc (3.14)
PDCin = Vdc  ia
2
[ cos(
2
) + 2sin(

2
)] (3.15)
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The output RF Power:
PRFout =
vap
2
 IRFp
2
(3.16)
PRFout =
vaia(   sin())
4
(3.17)
Hence, the eciency is found:
 =
PRFout
PDCin
(3.18)
 =
va(   sin())
2Vdc(2sin(

2
)  cos(
2
))
(3.19)
When the maximum input power is applied, the maximum output voltage
swing is obtained, va = Vdc
This point is the maximum achievable eciency:
max =
   sin()
2(2sin(
2
)  cos(
2
))
(3.20)
Figure 3.2 shows the maximum achievable eciency with respect to conduc-
tion angle.
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Figure 3.2: Maximum Achievable Eciency vs. Conduction Angle
3.2 Eciency Enhancement and Dynamic Load
From Equation 3.19 it is seen that eciency can be increased at low input
power levels by increasing the output voltage swing while keeping the power
gain constant. In other words, va will reach to the maximum value (Vdc), before
the maximum input power is applied. This can be realized by increasing the
load impedance while the output power is constant. For instance, one amplier
that is matched to R ohms in the rst case, the same amplier is matched to 2R
ohms in the second case. If the output power is same for these two cases, it is
obvious that the output voltage swing is larger in the second case than the rst
case, so the eciency is higher.[6]
This concept works well up to the point where maximum output voltage swing
is obtained. In the second case this occurs much earlier than in the rst case.
In other words, the amplier saturates more quickly and hence the maximum
available output cannot be obtained.
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The solution is to use a dynamic load, its value will change according to the
input power. At low input levels, a high value load impedance will be used so
that the eciency is high up to the point where the maximum output voltage
swing is obtained. Then, the load impedance decreases that keeps output voltage
swing and the eciency high and results in an increase of output power. This
can be implemented by using an additional voltage source in series with the load
as seen in Figure 3.3. [6] [3]
Figure 3.3: Usage of Additional Voltage Source
In Figure 3.3, the load impedance value is equal to twice of the optimum load
impedance. In the low power region, the generator is o, its output impedance is
zero so that amplier is matched by an impedance of 2Ropt (optimum impedance)
so the eciency is high. In the high power region, the generator starts to deliver
power hence the voltage of node between the generator and the load increases.
This concludes that the eective load impedance seen by the amplier decreases,
hence, the amplier can deliver more power without any decrease at the drain
voltage. When the power delivered by the generator becomes equal to the power
delivered by the amplier, the eective impedance becomes equal to Ropt and the
amplier returns back to the optimum case, delivering the maximum available
power. On the second branch, the generator also delivers the same power thus,
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the total output power delivered by the system becomes twice that of the single
amplier. (However, because the input power is split into two branches at the
input there is no gain increase in overall system. But the maximum available
power and consequently P1dB increase.)
The generator can be realized by using a second amplier. The output of an
RF amplier is a high impedance when it is cut-o. So, the amplier cannot
directly be connected to the load as done with the generator which has zero out-
put impedance. This problem can be solved simply by using impedance inverting
network as shown in Figure 3.4.
Figure 3.4: Usage of Second Amplier
In the conguration depicted in Figure 3.4 the load is in series with the am-
pliers and this is not very practical for implementation. Instead of the series
connection, a shunt connection is used. This conguration is shown in Figure
3.5. When the maximum input power is applied both ampliers should be ter-
minated by the Ropt to be able to deliver maximum available output power. For
this reason the system is terminated by a load with an impedance of half of the
21
optimum load (Ropt=2). An impedance inverting network is used at the output
of the main amplier so that in the low power region the low load impedance
value is converted to a high value. More specically, a circuit is designed such
that Ropt=2 is matched to 2Ropt whereas Ropt is matched to Ropt again.[6]
Figure 3.5: Doherty Conguration with Shunt Load
3.3 Doherty Amplier Conguration
A general explanation and the nal output conguration is given in the Chapter
3.2 and in Figure 3.5. A few additions of circuit blocks should be done to nalize
the Doherty Amplier conguration.
For the rest of the thesis the main amplier and the second amplier are called
as "Carrier Amplier" and "Peaking Amplier", respectively, to be consistent
with the general terminology.
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Overall Doherty Power Amplier system is given in Figure 3.6.
3.3.1 Carrier Amplier
The carrier amplier operates in the linear region at low power levels and
saturates (nonlinear region) at high power levels. Class-AB or Class-B ampliers
are used as carrier ampliers. The eciency at low power region is determined
by the eciency of this amplier. [5]
3.3.2 Peaking Amplier
The peaking amplier does not conduct at low power levels and its transistor
is cut-o. At high power levels or at the peaks of the modulated input signal it
turns on and compensates the nonlinearity of the carrier amplier, hence a linear
amplied power is obtained. This amplier should be biased as Class-C to meet
the required specications both at low power and at high power region. Also, it
is very important that the output of this amplier should have a high impedance
value when it is in cut-o, otherwise the power delivered by the carrier amplier
ows through this branch. [5]
3.3.3 Matching Circuits
Both ampliers have their own input and output matching circuits. Ampliers
can be matched to predened load impedances that is used in Doherty Cong-
uration. Since, 50
 system is used, ampliers are matched to 50
 individually.
As a result, they can be implemented and tested independently.
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Figure 3.6: Overall Doherty Conguration
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In the thesis, the ampliers are matched to 50
 : Zc1 = Zp = 50
 when two
ampliers are operating at full power.
Hence the load impedance of 25
 is used: ZL = R=2 = 25
. [6] [3]
3.3.4 Impedance Inverting Network
This part of the circuit has two important roles as mention in Chapter 3.2:
 Matching R=2 to 2R
 Matching R to R (do not change anything)
This circuit can be designed in a few ways, by using -match or T-match cir-
cuits with capacitors and inductors. However the simplest and the most practical
way is to use a 90 transmission line with a characteristic impedance of ZTRL1.
[6]
By using the notations given in Figure 3.6 the characteristic impedance can
be calculated as follows:
ZTRL1 =
p
Zc1Zc2 (3.21)
 At low power region:
ZTRL1 =
r
R
2
2R (3.22)
ZTRL1 = R (3.23)
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 At high power region:
ZTRL1 =
p
RR = R (3.24)
3.3.5 Phase Compensation Network
The impedance inverting network at the output of the carrier amplier causes
a 90 phase dierence between two branches. When operating at full power, two
ampliers are out-of phase. This problem can be solved by adding an additional
90 phase shift at the input of peaking amplier as seen in Figure 3.6. Since the
input of amplier is 50
, the characteristic impedance of this transmission line
should be 50
.
3.3.6 Impedance Matching Network
Doherty system output is matched to R=2 = 25
 whereas R = 50
 system is
used. Therefore, a matching network is required at the output. This network is
simply a =4 transmission line. [3] [5]
The characteristic impedance of this transmission line is calculated as follows:
ZTRL2 =
r
R
2
R (3.25)
ZTRL2 =
Rp
2
(3.26)
ZTRL2 = 35:35
 (3.27)
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3.3.7 Eciency of Doherty Amplier
The theoretical eciency of Doherty Amplier can be calculated by making
some assumptions:
 Ideal ampliers are used, the peaking amplier does not consume any power
at low power region up to the transition point.
 The carrier amplier is biased as Class-B and the peaking amplier operates
like Class-B amplier after transition point.
 The output voltage swing of carrier amplier increases linearly up to the
transition point and thereafter it remains constant and is equal to the
supply voltage.
 The output current of peaking amplier increasing linearly after the tran-
sition point. At maximum input point, output currents of two ampliers
become equal. (Increasing rate of peaking amplier's current is twice the
increasing rate of carrier amplier's current)
In the following calculations [11] the transition point is considered as it occurs
at the point where the input voltage is half of the maximum available input
voltage. At this point va =
Vdc
2
.
The output power of Doherty Amplier:
PRFout dh =
va
2(R
2
)
(3.28)
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The input supply current of Doherty Amplier:
Idc dh =
8>>>><>>>>:
va
(R
2
)
if 0 < va <
Vdc
2
3va Vdc
(R
2
)
if Vdc
2
< va < Vdc
(3.29)
The input DC power:
PDCin dh =
8>>>><>>>>:
vaVdc
(R
2
)
if 0 < va <
Vdc
2
3vaVdc V 2dc
(R
2
)
if Vdc
2
< va < Vdc
(3.30)
The overall eciency:
dh =
8>>>><>>>>:

2
va
Vdc
if 0 < va <
Vdc
2

2
 [ v2a
3Vdcva V 2dc
] if Vdc
2
< va < Vdc
(3.31)
In this equation, both parts of equation gives the same result for va =
Vdc
2
which shows the continuity of the eciency curve.
From 3.19 the eciency of Class-B amplier can be found by substituting
 = :
Cl B =

4
 va
Vdc
(3.32)
These two eciency functions are plotted on the same graph in Figure 3.7.
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Figure 3.7: Theoretical Eciencies of Doherty Amplier and Class-B Amplier
The eciency of Doherty amplier for low power region is very similar to
the eciency of Class-B amplier, except it reaches to the maximum value at
transition point as a result of using twice of the optimum load value. A decrease
occurs at the Doherty eciency because the full voltage swing does not occur at
the output of peaking amplier. At full power point, both peaking and carrier
ampliers operates as Class-B ampliers, hence the same eciency is achieved
again.
3.4 Practical Approaches
Some practical approaches used in the design of a Doherty power amplier can
summarized as follows:
 The phase compensation transmission line at the input of peaking amplier
and the power divider circuit can be combined. One 3dB quadrature hy-
brid coupler can be used at the input by connecting the lagging pin to the
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peaking amplier. This conguration can be seen in the Figure 3.8. [3] [12]
Figure 3.8: Final Conguration for Doherty Amplier
 The impedance inverting network (transmission line) at the output of the
carrier amplier can be used as a part of the output matching circuit.
In other words, output matching circuit can be designed such that when
carrier amplier is terminated by R=2 its output voltage is twice the output
voltage when it is terminated by R. In Figure 3.8, this transmission line
is not shown explicitly, indeed it is embedded into the output matching
circuit. [12] [13]
 The output of peaking amplier should be high impedance when it is in
cut-o. Also to make impedance seen by the carrier amplier change from
R=2 to R carrier amplier's output impedance should change from high
impedance to 50
. However because of the output matching circuit of the
peaking amplier sometimes the desired case is not obtained. Usage of
an additional transmission line at the output as seen in Figure 3.8 can
solve this problem easily. At high power region amplier is matched to
50
 hence the transmission line's characteristic impedance should be 50

in order not to corrupt the matching. At low power region, if the output
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impedance is low enough than this transmission line can easily convert it
to a high impedance. If the output impedance is very close to 50
 than
this technique does not work. The choice of amplier and the design of
output matching circuit should be done by considering this. [14] [15] [16]
 An extra transmission line can be added to the output of the carrier am-
plier for proper phase matching and for creating an extra exibility point
for output matching. [14] [15]
 At the outputs of ampliers shunt capacitors are very useful in terms of
the slight modication of phase matching and output impedance in the
practical implementation. [14] [15]
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Chapter 4
DESIGN OF AMPLIFIER AND
SIMULATION RESULTS
In the thesis, MRFG35010AR1 transistors from Freescale are used for sim-
ulation and implementation. This is a GaAs PHEMT with 10W P1dB. All
simulations are done by using AWR Design Environment.
In the implementation Rogers-4003 substrate with thickness of 20mil, and
copper on both sides is used. The simulations are done by using the specications
of this substrate.
4.1 Determining the Bias Points
First, I-V curves are drawn to determine the biasing points. Indeed, the exact
biasing points are stated precisely at the simulation of Doherty conguration.
These curves are used to learn the general characteristic of the amplier with
respect to the gate bias voltage.
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The circuit depicted in Figure 4.1 is used and the corresponding I-V traces
are given in Figure 4.2 and Figure 4.3. MRFG35010AR1 is used with a drain
voltage of 12V.
Figure 4.1: The Circuit that is Used to Plot I-V Traces
When the amplier is biased as Class-A, the quiescent current is half of linear
maximum drain current swing which is about 3A. From Figure 4.2 it is observed
that, the quiescent current of 1.5A is obtained when the gate-source voltage is
approximately -0.3V. When the gate bias is set to -1V, nearly zero quiescent
drain current is observed from Figure 4.3, which tells us that this point is Class-
B biasing point. By adjusting the gate voltage between these two values, the
amplier operates as Class-AB, and below -1V, it operates as Class-C.
In the design, the carrier amplier is biased as Class-AB and -0.7V gate voltage
is chosen as the starting point. The peaking Amplier is biased as Class-C and
the gate voltage should be well below -1V, which will be determined in the design
of Doherty conguration.
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Figure 4.2: I-V Traces for Dierent Gate Voltages
Figure 4.3: The Zoomed Version of I-V Traces for Dierent Gate Voltages
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4.2 Carrier Amplier Design
The carrier amplier design involves the input and output matching circuits,
the biasing circuitry and the stability analysis.
4.2.1 Input Matching Circuit Design
The circuit that is used to nd out the input and output impedances of the
amplier is given in Figure 4.4. 12V drain voltage and -0.7V gate voltage are
applied by using bias-tees, so an ideal case is assumed.
Figure 4.4: Basic Amplier Circuit to Find the Input Matching
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The conjugate values of input and output impedances' S-parameters (S11 and
S22) are plotted in Figure 4.5.
Figure 4.5: Input and Output Impedances of the Amplier
As observed from the gure, the input impedance changes as the gate voltage
changes. The input power level, the output matching network and the biasing
circuit cause slight dierences in the impedance, for this reason, the input match-
ing circuit is desired to have a wide bandwidth. The designed circuit and the
corresponding S-parameter result (S43) with the input impedance of amplier
(S11) are given in Figure 4.6 and Figure 4.7, respectively.
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Figure 4.6: Input Matching Circuit
Figure 4.7: Response of Input Matching Circuit and Input Impedance of Ampli-
er
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4.2.2 Output Matching Circuit Design
The output matching points are determined by a load-pull analysis. The cir-
cuit that is used in load-pull analysis is given in Figure 4.8. The input matching
circuit is added, bias-tees are used again and at the output LTUNER element is
used. This element matches the circuit to specied points and stores the results.
Figure 4.8: Carrier Amplier Circuit with Input Matching Used in Load-Pull
Analysis
A load-pull analysis is done for dierent input power levels. The results are
shown in Figure 4.9, Figure 4.10, Figure 4.11 and Figure 4.12 for 20dBm,
25dBm, 30dBm and 35dBm input power, respectively.
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Figure 4.9: Load-Pull Contour Graph for 20dBm Input Power
Figure 4.10: Load-Pull Contour Graph for 25dBm Input Power
Figure 4.11: Load-Pull Contour Graph for 30dBm Input Power
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Figure 4.12: Load-Pull Contour Graph for 35dBm Input Power
As expected the output impedances for maximum gain and maximum output
power are dierent. The amplier should be matched to approximately (12  
10j)
 and to (15  20j)
 at low and high input power levels, respectively.
The carrier amplier should be matched to 100
 if the impedance inverting
network is considered as a separate element (not as a part of the carrier amplier)
where the impedance at the combining point is 25
 for the low power levels. In
the design of carrier amplier, the impedance inverting network is considered as
a part of the output matching circuit as shown is Figure 3.8. So, the output
matching circuit inherently transforms 25
 to the wanted output impedance for
the low power levels. On the other hand, for high power levels, 50
 is matched
to the wanted output impedance.The output matching circuit is given in Figure
4.13 and the corresponding results are shown at Figure 4.14.
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Figure 4.13: Output Matching Circuits for Both 25
 and 50
 termination
The output matching network is simulated both with terminations of 25
 and
50
 and S11 is matched to the maximum gain and S33 is matched to the maxi-
mum output power as seen from Figure 4.14.
The resultant circuit, after the addition of output matching circuit is given in
Figure 4.15 and its gain characteristic for 25
 and 50
 termination impedances
are shown in Figure 4.16. The gain is higher when terminated with 25
 how-
ever it saturates earlier. On the other hand, when terminated with 50
 although
the gain is lower the P1dB point is much higher. The composition of these two
characteristics is desired by the addition of peaking amplier.
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Figure 4.14: Load-Pull Contour Graphs for 20dBm and 35dBm Input Powers
and Responses of Matching Circuits
Figure 4.15: Carrier Amplier Circuit with the Addition of Output Matching
Circuit
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Figure 4.16: Gain of Carrier Amplier with Both 25
 and 50
 Terminations
4.2.3 Final Circuit with Biasing Circuits and Stability
Analysis
Ideal capacitors are used up to this point in the design. Model les of capacitors
from "Murata" are also replaced with the ideal capacitors. The resulting circuit
diagram is shown in Figure 4.17. The capacitor values are slightly changed to
be closer to the ideal case, however some degradation is observed at the overall
characteristics.
Biasing circuits are added instead of the bias-tees. Shunt capacitors are used
at the voltage supply nodes to make this point RF ground. 90 transmission line
(one fourth of the wavelength on the substrate) is used both to invert this RF
ground to open circuit at the base of amplier. The width of these transmission
lines are chosen suciently small, at gate biasing 10mil, at drain biasing 20mil.
This property enables them to behave as RF chokes.
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After the replacement of the bias-tees with these circuits, as depicted in Figure
4.17, no signicant change in overall characteristic is observed.
There were stability problems both at low frequencies and at high frequencies.
 A series resistor with a parallel capacitor at the RF line is used to overcome
the stability issue at low frequencies. The series resistor decreases the gain
in the whole band whereas the capacitor shorts the resistor at high frequen-
cies which recovers some loss in gain. The value of resistance is chosen as
small as possible, a 10
 resistor is used. The capacitor should have high
impedance at low frequencies and low impedance at high frequencies.
 Series resistance is used at gate bias line to maintain stability at high
frequencies. This resistance should be as small as possible to save the gain
and 25
 is used. After the insertion of this resistance some gain degradation
is also observed.
The corresponding stability plots, K and B values, are given in Figure 4.18.
No stability problem is observed from 100MHz up to 10GHz.
4.2.4 Results of Carrier Amplier
The large signal S parameters at dierent input power levels are given in
Figure 4.19, Figure 4.20 for 25
 load impedance and in Figure 4.21, Figure
4.22, Figure 4.23 for 50
 load impedance. The input return loss changes as a
result of change of the input impedance with respect to input power. In all cases,
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Figure 4.17: Final Carrier Amplier Circuit with the Addition of Biasing Cir-
cuits, Stabilization Elements and Real Capacity Models
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Figure 4.18: K and B parameters for Carrier Amplier
S11 is less than -10dB for a bandwidth of 200MHz (4.65 GHz to 4.85 GHz), this
is satised by wide-band matching of input. Since the matching is done by using
small signal S-parameters, best matching is observed in Figure 4.21 when 20dB
input power is applied and 50
 load impedance is used. The gain (S21) also
decreases at high power levels due to the nonlinearity of amplier, whereas in all
cases the gain is very at in the band of 4:75GHz100MHz. The bandwidth of
Doherty conguration is not limited by the single amplier design. Actually, it
is limited by the 90 phase shifts and the phase compensation networks. When
the two branches have dierent phase characteristics, ampliers are out-of-phase
and gain starts to decrease.
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Figure 4.19: Large Signal S11 and S21 of Carrier Amplier with 20dBm Input
Power and 25
 Termination
Figure 4.20: Large Signal S11 and S21 of Carrier Amplier with 30dBm Input
Power and 25
 Termination
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Figure 4.21: Large Signal S11 and S21 of Carrier Amplier with 20dBm Input
Power and 50
 Termination
Figure 4.22: Large Signal S11 and S21 of Carrier Amplier with 30dBm Input
Power and 50
 Termination
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Figure 4.23: Large Signal S11 and S21 of Carrier Amplier with 34dBm Input
Power and 50
 Termination
The carrier amplier's gain response is given in Figure 4.24 for both 25

and 50
, which is very similar to the gain characteristics given in Figure 4.16.
Moreover, same observations are also valid except there is a gain degradation
due to the stabilization circuits and usage of model les for capacitors.
In ideal case, when 25
 termination is used the output power should be 3dB
higher (twice much power) than the output power when 50
 termination is used.
This is required to fulll the loss from input power divider (hybrid coupler is used)
at low power levels. At full power by the contribution of peaking amplier the
gain also increases 3dB at the output. (Indeed because of the loss at the input
overall gain remains same.) Furthermore, in order to have a at gain response,
carrier amplier's gain should 3dB higher at low power levels. [6] [17]
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Figure 4.24: Final Gain of Carrier Amplier with Both 25
 and 50
 Termina-
tions
In practical cases, the acquisition of 3dB more power is very dicult, however
it should be as much as possible. In the carrier amplier power gain decreased
considerably by the addition of stabilization circuits. The dierence between
gain characteristics of 50
 and 25
 terminations is about 0.4dB.
Power added eciency and DC eciency are shown in Figure 4.25 and Figure
4.26 respectively. At low input power levels, the eciency is higher because of
the slight increase of gain when 25
 load is used, and eciency decreases at high
power levels because of the quick saturation.
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Figure 4.25: PAE of Carrier Amplier with Both 25
 and 50
 Terminations
Figure 4.26: Drain Eciency of Carrier Amplier with Both 25
 and 50
 Ter-
minations
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4.3 Peaking Amplier Design
Since the input matching circuit is designed independent of input power level
and gate bias point, the same circuit is used at the input of the peaking amplier.
Also the same biasing and stabilization circuits are used. Hence, in the peaking
amplier design, basically the output matching circuit is focused on.
4.3.1 Output Matching Circuit Design
The same design procedure is followed: After the design of input matching,
output matching circuit is designed. Thereafter, the biasing and stabilization
circuits and real capacitor models are added.
The circuit given in Figure 4.8 is used for the load-pull analysis only with the
exception that gate voltage is reduced below -1V, hence the amplier operates
as Class-C amplier.
Figure 4.27 and Figure 4.28 show the load-pull contours for the gain of the
amplier for 30dBm and 35dBm input powers respectively. A low power analysis
is not performed, because the amplier operates only at high power levels. In
these graphs a gate voltage of -1.5V is used, the amplier operates below the
Class-B point. The output matching point is also indicated (with legend name
"LoadCircuit").
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Figure 4.27: Load-Pull Contour Graphs with 30dBm Input Power and -1.5V
Gate Voltage
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Figure 4.28: Load-Pull Contour Graphs with 35dBm Input Power and -1.5V
Gate Voltage
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Figure 4.29 shows the same data for 34dBm input power and a gate voltage
of -2.3V, (biased as Class-C). The output impedances for these two gate biases
are very close to each other.
Figure 4.29: Load-Pull Contour Graphs with 34dBm Input Power and -2.3V
Gate Voltage
Simulations with dierent gate bias levels are performed also and very similar
results are obtained. Since the output impedance is very similar, the gate bias
can be easily changed with no signicant eect on the output impedance.
Output matching circuit is given in Figure 4.30:
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Figure 4.30: Output Matching Circuit Of Peaking Amplier
4.3.2 Results of Peaking Amplier
The nal design of the peaking amplier is completed with the addition of
peripheral elements. The large signal S parameters for gate voltage -1.5V are
presented in Figure 4.31, Figure 4.32 and Figure 4.33 for input power levels
20dBm, 30dBm and 34dBm, respectively.
Figure 4.31: Large Signal S11 and S21 of Peaking Amplier with 20dBm Input
Power and -1.5V Gate Voltage
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Figure 4.32: Large Signal S11 and S21 of Peaking Amplier with 30dBm Input
Power and -1.5V Gate Voltage
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Figure 4.33: Large Signal S11 and S21 of Peaking Amplier with 34dBm Input
Power and -1.5V Gate Voltage
When 20dBm input power is applied, the gain is very small as observed from
Figure 4.31. This indicates that the amplier is very near the turn-on point.
The input return loss is not very well dened. Similar to the input impedance,
the output impedance is also not very well dened and in the region of transition.
This point is the most problematic region since the amplier is neither in cut-o
nor have a linear at gain response. The impedance seen by the carrier amplier
starts to change.
At input power levels below this value, the amplier is o and does not produce
any gain, whereas above this level the peaking amplier operates more linearly
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and its output approaches to the output of carrier amplier and modulates the
output impedance.
The at gain response and well dened S11 characteristics are observed in Fig-
ure 4.32. In addition to the similar observations, there is some gain compression
in Figure 4.33.
Figure 4.34, Figure 4.35 and Figure 4.36 show large signal S11 and S21 values
for input power levels 30dBm, 34dBm and 36dBm respectively when -2.9V gate
voltage is used.
Similar results are observed with these two dierent gate voltages. The dier-
ence is that, more input power is required to turn on the amplier with smaller
gate bias. The critical power level which the amplier starts to turn on is about
30dBm and a maximum gain is obtained at about 34dBm. It saturates at a
higher input power.
Figure 4.37 shows the gain characteristic of the peaking amplier for dierent
gate bias points. As the gate bias point increases, the input power which amplier
starts to operate linearly decreases and P1dB point increases with the cost of
eciency.
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Figure 4.34: Large Signal S11 and S21 of Peaking Amplier with 30dBm Input
Power and -2.9V Gate Voltage
Figure 4.35: Large Signal S11 and S21 of Peaking Amplier with 34dBm Input
Power and -2.9V Gate Voltage
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Figure 4.36: Large Signal S11 and S21 of Peaking Amplier with 36dBm Input
Power and -2.9V Gate Voltage
Figure 4.37: Gain Characteristic of the Peaking Amplier for Dierent Gate Bias
Points
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DC eciency and power added eciency of peaking amplier for a gate bias
of -1.5V is given in Figure 4.38 and for a gate bias -2.9V is given in Figure 4.39.
Figure 4.38: PAE and Drain Eciency for Peaking Amplier with -1.5V Gate
Voltage
4.4 Combining the Ampliers
4.4.1 Design of Impedance Matching Network (Com-
biner) at the Output
From Section 3.3.6 this network is explained as only a quarter wavelength
transmission line and from Equation 3.27 its characteristic impedance is found
as 35:35
. The width and length of the transmission line are calculated as 76mil
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Figure 4.39: PAE and Drain Eciency for Peaking Amplier with -2.9V Gate
Voltage
and 372mil by using TXLINE toolbox of AWR. It is simulated and the result is
shown in Figure 4.40. This transmission line is shown in Figure 4.41.
4.4.2 Phase Compensation Network at the Output of
Peaking Amplier
The Doherty conguration without the compensation transmission line is given
in Figure 4.41 and the RF currents supplied by the ampliers for this circuit are
given in Figure 4.42 for an input of 33dBm.
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Figure 4.40: Input Impedance of Combiner
Figure 4.41: Doherty Amplier Conguration without the Phase Compensation
Network
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Figure 4.42: RF Currents at the Output of Each Amplier and at the Combined
Branch of Doherty Amplier without Compensation Network
The current waveforms are out-of-phase and have a phase dierence of about
122ps. 4.75GHz signal's period is 210,5ps and the wavelength is 1490mil on the
substrate used. Hence the length of this transmission line is calculated:
length of compensation line = 122
210:5
 1490 = 863mil
The exact value is found as 985mil by simulations. The compensation line
should have a characteristic impedance of 50
, so width is 44mil.
In the given diagrams, the coupler at the input is the only element used as
ideal with no insertion loss which is not very realistic approach. The insertion
loss is set as 0.25dB to be more realistic. The nal Doherty conguration by the
addition of compensation line is given in Figure 4.43.
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RF current waveforms with the compensation line are also shown in Figure
4.44.
Figure 4.43: Final Doherty Amplier with the Addition of Compensation Line
Figure 4.44: RF Currents at the Output of Each Amplier and at the Combined
Branch of Doherty Amplier with Compensation Transmission Line
Also as explained in Chapter 4.6 there is no gain degradation at low power
levels due to the addition of peaking amplier. This proves that the compensation
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line also matches the output of peaking amplier to high impedance when it is
o, while not aecting the output matching at high power levels.
4.5 Balanced Amplier Design
Doherty amplier is designed by using two ampliers, thus it is not so fair
to compare with a single Class-AB amplier. Instead the comparison should be
done with another conguration that uses two ampliers. For this purpose a
balanced power amplier is designed using same ampliers.
In the design of balanced amplier, two carrier ampliers are used since they
are matched to maximum output power for 50
 system. Ampliers are biased
to the same point with carrier ampliers to have similar linearity characteristics.
At the input and output two hybrid couplers are used for power dividing and
combining purposes. Insertion losses of the couplers are also set to 0.25dB to
obtain more reliable results.
The block diagram for the balanced power amplier conguration is given in
Figure 4.45.
Figure 4.45: Balanced Amplier Block Diagram
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4.6 Results of Doherty Amplier, Balanced
Amplier and Single Carrier Amplier
-0.7V is used as the gate voltage of carrier amplier in all three congurations.
The gate voltage of peaking amplier is Doherty conguration is determined
after analyzing the results of Doherty Conguration. Power gain and eciency
of Doherty Amplier for dierent gate biases are given in Figure 4.46, Figure
4.47 and Figure 4.48. The gate voltages used for these graphs are  2V ,  2:5V
and  3:3V respectively. The power gain characteristic of Doherty Amplier for
-2.9V gate voltage is given in Figure 4.49 and Figure 4.50 together with gain
characteristics of other congurations.
First of all from Figure 4.24 the gain of the carrier amplier is about 7.75dB
at low power levels when terminated by 25
. In Doherty conguration this gain
decreases by an amount of 3.25dB at the coupler (coupling and insertion loss)
and as a result 4.5dB gain should be observed. The Doherty Amplier gain at
low power levels is observed as 4.69dB from all ve graphs mentioned. This
proves that all the RF power supplied by the carrier amplier is delivered to the
load, peaking amplier does not aect the output impedance seen by the carrier
amplier which is 25
. (Indeed there is an additional 0.11dB gain which shows
that carrier amplier is matched to a better point which increases the gain a
little bit.)
The gain characteristic of Doherty amplier is highly dependent on the turn-on
point of peaking amplier. It turns-on at earlier power levels if the bias point is
set to a high point and by the gain contribution from peaking amplier overall
gain characteristic becomes a wavy shape as seen in Figure 4.46 and Figure
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Figure 4.46: Power Gain and Drain Eciency vs. Output Power with -2V Gate
Voltage for Peaking Amplier
4.47. If the bias level is set to a low level the peaking amplier does not turn-on
properly even at high power levels as seen in Figure 4.48. In these cases the
best P1dB and the eciency is not achieved. The optimum gate bias point is
found as -2.9V where the gain has a very smooth shape (Figure 4.49 and Figure
4.50) and maximum P1dB and eciency is achieved at this point. Also in all
cases there is a dip in the gain plot. This is the point where peaking amplier
starts to turn on. At this point eciency of Doherty amplier also diverge from
the eciency of the single carrier amplier. [18]
In Figure 4.26 when the amplier is terminated with 25
 the drain eciency is
observed 33.07 % for an input power of 26dBm (which gives an output of 33dBm).
This drain eciency is more than the drain eciency of amplier terminated by
50
. Same situation can be observed in Figure 4.48 where the eciency is 33.19
% at output power 33dBm for the Doherty amplier and it is higher than the
carrier amplier. When gate voltage is adjusted as -3.3V the peaking amplier
does not consume any power so the eciency is higher at this power level. As the
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gate bias increases, the eciency at this power level decrease since the amplier
starts to consume power although it does not turn on exactly.
Figure 4.47: Gain and Drain Eciency vs. Output Power with -2.5V Gate
Voltage for Peaking Amplier
1dB compression points of Doherty amplier, balanced amplier and carrier
amplier are found from Figure 4.49 and summarized in Table-P1dB with im-
provement with respect to the P1dB of carrier amplier.
Table 4.1: P1dB for Three Dierent Congurations
Configuration P1dB(dBm) Improvement(dB)
Carrier 40 |
Balanced 43 2.7
Doherty 43 3
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Figure 4.48: Power Gain and Drain Eciency vs. Output Power with -3.3V Gate
Voltage for Peaking Amplier
Figure 4.49: Power Gain of Carrier, Doherty and Balanced Ampliers vs. Output
Power with -2.9V Gate Voltage for Peaking Amplier Used at Doherty Amplier
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Figure 4.50: Power Gain of Carrier, Doherty and Balanced Ampliers vs. Input
Power with -2.9V Gate Voltage for Peaking Amplier Used at Doherty Amplier
The eciencies are investigated next, the corresponding graphs and compar-
ison tables are presented. PAE vs. Output Power, Drain Eciency vs Output
Power, PAE vs Back-o and Drain Eciency vs Back-o graphs are given in
Figure 4.51, Figure 4.52, Figure 4.53 and Figure 4.54 respectively.
Doherty amplier's PAE is very close to carrier amplier's PAE at low power
levels for same output power. After peaking amplier turns on, the PAE starts to
become closer to balanced amplier's PAE. The same observations are also done
for drain eciency characteristic. However for a fair comparison the eciencies
vs. back-o graphs should be investigated. Low eciency of Doherty amplier at
same output power is reasonable, because the P1dB point of Doherty Amplier
is higher than the other congurations.
The early saturation and low P1dB for the carrier amplier is also observed in
Figure 4.51 and Figure 4.52.
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Figure 4.51: PAE vs. Output Power for Carrier, Balanced and Doherty Ampli-
ers
Figure 4.52: Drain Eciency vs. Output Power for Carrier, Balanced and Do-
herty Ampliers
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Figure 4.53: PAE vs. Back-o for Carrier, Balanced and Doherty Ampliers
The PAE of Doherty Amplier is lower than the other ampliers at high power
levels. The reason for this situation is its low gain. However we observe that
at low power levels Doherty conguration works well and the Doherty amplier
becomes more ecient in terms of PAE. Table-PAE shows the PAEs of three
congurations for dierent back-o levels.
Since the output power of the single amplier is very low, the comparison
is done between the Doherty Amplier and Balanced Amplier and "improve-
ment" row indicates the improvement of Doherty Conguration according to the
Balanced.
The PAE of Doherty amplier is 5.7 % lower at 0dB back-o level due to the
low gain. At 6dB back-o point PAEs are equal and at 10dB back-o point there
is an improvement about 7.2 %.
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Table 4.2: Power Added Eciency (%)
Configuration 0dBBack   off 6dBBack   off 10dBBack   off
Carrier 61 31 17
Balanced 56 28 15
Doherty 50 28 22
Improvement -5.7 0.13 7.2
Figure 4.54: Drain Eciency vs. Back-o for Carrier, Balanced and Doherty
Ampliers
The drain eciency of Doherty amplier is higher for all back-o values. The
results are summarized in Table 4.3.
Table 4.3: Drain Eciency (%)
Configuration 0dBBack   off 6dBBack   off 10dBBack   off
Carrier 78.9 37.32 20.18
Balanced 74.3 35.13 18.97
Doherty 86.85 42.45 33.38
Improvement 12.55 7.32 14.41
At 0dB and 10dB back-o points Doherty amplier is highly ecient, 12.55
% and 14.41 % respectively. However at 6dB back-o point (output power of
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37.44dBm) eciency improvement decreases to 7.32 %, because the dip at the
gain occurs at this point.
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Chapter 5
IMPLEMENTATION AND
RESULTS
In the implementation we used a Rogers-4003 substrate with thickness of 20mil,
and copper on both sides.
We found that the transistor's model is not accurate at 4.75GHz and good
results could not be obtained at this frequency. For this reason, the implemented
circuit is redesigned at 2GHz. Some modication are done on the circuit board
and good results are obtained. The implemented single amplier is tested at
2GHz and the results are compared.
The carrier amplier in the Doherty conguration is biased as Class-AB and
simulations indicate that the quiescent drain current is about 400mA. For this
purpose, the gate voltage of carrier amplier is adjusted to about -0.8V. The
peaking amplier is biased as Class-C by adjusting the gate voltage below -1V.
In the experiments, the best performance is achieved when the gate voltage is
set to -1.3V. This value is also not the same as the value found from simulation.
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In order not to eect the gain of the Doherty conguration at low power levels,
the output impedance of the peaking amplier seen by the carrier amplier (at
the combining point) should be high. The measured impedance is shown in
Figure 5.1 and it is about 200
. It is far from being an open circuit, however
the gain is not aected signicantly by this impedance.
Figure 5.1: Output Impedance of Peaking Amplier at the Combining Point, the
marker 1 shows the value of the impedance
At high power levels, the two ampliers should work in-phase, in other words
the delays of the branches should be very close. The phase measurement results
of the carrier amplier and peaking amplier are given in Figure 5.2 and Figure
5.3.
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Figure 5.2: Phase Measurement of Carrier Amplier
Figure 5.3: Phase Measurement of Peaking Amplier
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The dierence of the phase values at high input power levels is very small,
indicating that the ampliers operate in-phase.
In Figure 5.4 and Figure 5.5 the gain of the Doherty Amplier is shown
for an input power of 18.4dBm and input power of 31.1dBm, respectively. The
curves at the bottom of the gures show the gain of the driver amplier and the
dierence between two curves at 2.0175GHz shows the gain of Doherty Amplier.
Figure 5.4: Measured gain of the Doherty Amplier at Low Power Levels
The gain in Figure 5.5 shows the P1dB point of the Doherty Amplier where
output power is 39.2dBm.
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Figure 5.5: Measured gain of the Doherty Amplier at P1dB point
The gain of the single amplier at P1dB point is given in Figure 5.6 which
gives 37dBm output power
The gain of both ampliers are shown in Figure 5.7. As seen from gure the
there is a 2dB increase at P1dB point.
In gures 5.8 and 5.9 the power added eciency and the drain eciency of
ampliers are given with respect to output power.
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Figure 5.6: Measured gain of the Single Amplier at P1dB point
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Figure 5.7: Measured gain of the Single and the Doherty ampliers
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Figure 5.8: Power added eciency of the Single and the Doherty ampliers
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Figure 5.9: Drain eciency of the Single and the Doherty ampliers
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At low power levels the peaking amplier is o, and the eciency of the Do-
herty Amplier is very close to the eciency of single amplier. As the power
level increases the eciency curve of Doherty Amplier deviates. At the same
output power level, single amplier's eciency is higher as expected. However,
the P1dB point of Doherty is 2dB more than the single amplier and it is more
convenient to investigate eciencies with respect to back-o.
In gures 5.10 and 5.11 the power added eciency and the drain eciency
of ampliers are plotted with respect to back-o.
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Figure 5.10: Power added eciency of the Single and the Doherty ampliers
The eciency of Doherty Amplier is always higher than the single amplier
when we consider the back-o. There is a 13% increase at P1dB (0dB back-o)
point and 11% increase at 6dB back-o point at drain eciencies. Also the power
added eciency increases 12% at P1dB point and 9% at 6dB back-o.
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Figure 5.11: Drain eciency of the Single and the Doherty ampliers
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Chapter 6
CONCLUSIONS
The objective of the thesis is to investigate and explain the Doherty amplier
conguration, the principles and the practical approaches.
Firstly, the amplier classes and balanced ampliers are reviewed focusing on
the eciency of the ampliers. The theory of Doherty conguration is investi-
gated by stating also the practical approaches. A Doherty amplier operating at
4.75GHz is designed by using 10W GaAs pHEMT transistor (MRFG35010AR1)
by using both the theoretical and practical approaches. The design procedure
includes the design of the carrier amplier, the peaking amplier, the power com-
biner and the phase compensation line at the output of the peaking amplier.
The carrier amplier is matched to maximum gain point for 25
 termination and
the maximum available output power point for 50
 termination. The Peaking
amplier is matched to the maximum available output power. The length of
phase compensation line is found from the phase dierence between the drain
currents of carrier and peaking ampliers.
One balanced amplier is also designed by using the same transistors for the
purpose of comparing the performances of Doherty amplier.
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The implementation of Doherty amplier is also done following the same steps.
However, because of the inaccuracy of the amplier model the results are not as
expected. An implementation is done at 2GHz and the measurement results are
compared with a single amplier which operates as Class-AB.
In the simulations, P1dB point of Doherty amplier is found as 0.27dB more
than the balanced amplier and 3dB more than the carrier amplier. The e-
ciencies are basically compared at back-o power levels. Eciency comparisons
are done with the balanced amplier. PAE improvement is achieved only at
10dB back-o point which is 7.23%. At high power levels the loss in gain dom-
inated the eciency improvement and no PAE is obtained. On the other hand,
12.55% drain eciency improvement is achieved at the peak power. Also, 7.32%
and 14.41% improvements are achieved at 6dB and 10dB back-o points, respec-
tively.
The measurement results show that Doherty Amplifer has a higher P1dB point
than the single amplier. The eciency of single amplier is higher at same
output power levels, since the gain of the Doherty Amplier is lower than the
single amplier. However, when the eciency at P1dB point or at back-o
regions are considered the advantage of Doherty Amplier is demonstrated. We
obtained a 13% increase at P1dB (0dB back-o) point and a 11% increase at
6dB back-o point in drain eciencies.
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